

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
. 10/519,347	06/20/2005	. Jorg Sorg	5367-144PUS	2965
	590 04/04/2007 ANI, LIEBERMAN &	EXAMINER		
551 FIFTH AVENUE SUITE 1210 NEW YORK, NY 10176			TRAN, THANH Y	
			ART UNIT	PAPER NUMBER
		• 2822		
•			<u> </u>	a
SHORTENED STATUTORY	PERIOD OF RESPONSE	MAIL DATE	. DELIVERY MODE	
3 MONTHS 04/04/2007			PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary		Applicat	ion No.	Applicant(s)	Applicant(s)		
		10/519,3	347	SORG ET AL.			
		Examine	or	Art Unit			
		Thanh Y.		2822			
Period fo	The MAILING DATE of this communic or Reply	ation appears on th	e cover sheet w	ith the correspondence a	ddress		
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE MA insions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this community of the proof or reply is specified above, the maximum stature to reply within the set or extended period for reply	ILING DATE OF T 37 CFR 1.136(a). In no en incation. tory period will apply and v II, by statute, cause the ap	HIS COMMUNII vent, however, may a r will expire SIX (6) MON plication to become AB	CATION. reply be timely filed ITHS from the mailing date of this of BANDONED (35 U.S.C. § 133).			
Status							
1)	Responsive to communication(s) filed	on					
2a)□	· · · · · · · · · · · · · · · · · · ·		non-final				
3)□							
٥/١	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
	·	o andor Expans, q	au, o, 1000 <b>0</b> .2	,	,		
Disposit	ion of Claims						
4)⊠	Claim(s) <u>1-19</u> is/are pending in the ap	plication.	•				
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5)[	Claim(s) is/are allowed.						
6)⊠	Claim(s) <u>1-19</u> is/are rejected.						
7)	Claim(s) is/are objected to.						
8)	Claim(s) are subject to restriction	on and/or election	requirement.				
Applicat	ion Papers						
9)[	The specification is objected to by the	Examiner.					
· ·	The drawing(s) filed on is/are: a		)☐ objected to	by the Examiner.			
,	Applicant may not request that any objection						
	Replacement drawing sheet(s) including the	ne correction is requi	red if the drawing	(s) is objected to. See 37 C	FR 1.121(d).		
11)	The oath or declaration is objected to b	y the Examiner. N	ote the attached	d Office Action or form P	TO-152.		
Priority (	ınder 35 U.S.C. § 119						
12) 又	Acknowledgment is made of a claim fo	r foreian priority ur	nder 35 U.S.C. 8	\$ 119(a)-(d) or (f)			
	⊠ All b) Some * c) None of:	, rororgi, priority ar		3 110(a) (a) 01 (1).			
<u>~</u> /i		ocuments have be	en received	•			
	<ul> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> </ul>						
	3. Copies of the certified copies of				l Stage		
	application from the Internationa	•			- Grago		
* 5	See the attached detailed Office action			received.			
•							
٠							
Attachmen	• •						
1) ⊠ Notic 2) □ Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTC	0.048)		Summary (PTO-413) s)/Mail Date	•		
	e of Draπsperson's Patent Drawing Review (PTC nation Disclosure Statement(s) (PTO/SB/08)	J-340)	5) D Notice of I	nformal Patent Application			
	r No(s)/Mail Date <u>12/27/04</u> .		6) 🔲 Other:				

#### **DETAILED ACTION**

### Claim Objections

1. Claims 1 and 2 are objected to because of the following informalities: the term "it" as recited in claims 1 and 2 is unclear. Appropriate correction is required.

## Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-3, 5, 9, 12-13, and 15-18 are rejected under 35 U.S.C. 102(b) as being anticipated by Hohn et al (U.S. 6,066,861).

As to claim 1, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package which has a leadframe (2, 3, 8), and a semiconductor chip ("semiconductor body" 1) which is arranged on the leadframe (2, 3, 8) and is in electrical contact with leadframe (2, 3, 8) and which contains an active, radiation-emitting and/or radiation-receiving region (see col. 4, lines 42-61), wherein the leadframe (2, 3, 8) is formed by a flexible multi-layered sheet (2, 3).

As to claim 2, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package, wherein the flexible multi-layered sheet comprises a metal foil (2, 3) and a plastic film (8) arranged on the metal foil (2, 3) and connected to metal foil (2, 3).

As to claim 3, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package, wherein the plastic film (8) is adhesively bonded to the metal foil (2, 3).

Page 3

As to claim 5, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package, wherein the semiconductor chip ("semiconductor body" 1) comprises a first contact area (as indicated at 11 in figures 1-2) on the first chip connection region (region of element 2), and a second contact area (as indicated at 12 in figures 1-2) coupled to the second chip connection region (region of element 3).

As to claim 9, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package, wherein the semiconductor chip ("semiconductor body" 1) is embedded in an encapsulating material (5).

As to claim 12, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package and a corresponding method, comprising: providing a leadframe (2, 3, 8) from a flexible multi-layered sheet (2, 3) which has a first chip connection region (region of element 2) and a second chip connection region (region of element 3); providing a semiconductor chip ("semiconductor body" 1), which contains an active, radiation-emitting region (see col. 4, lines 42-61) and has a first contact area (as indicated at 11 in figures 1-2) and a second contact area (as indicated at 12 in figures 1-2); mounting the semiconductor chip (1) with the first contact area (11) on the first chip connection region of the leadframe (2, 3, 8); connecting the second contact area (12) to the second chip connection region of the leadframe (2, 3, 8); and encapsulating the semiconductor chip (1) with a transparent or

Application/Control Number: 10/519,347

Art Unit: 2822

translucent encapsulating material ("casting composition" 5 is based on "a transparent epoxy casting resin", see Abstract in Hohn et al).

As to claim 13, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package and a corresponding method, wherein the step of providing a leadframe (2, 3, 8) comprises providing and punching a thin metal foil (2, 3) in order to define the first and second chip connection regions.

As to claim 15, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package and a corresponding method, wherein the step of providing a leadframe (2, 3, 8) comprises the adhesive bonding (5) of the foil (2, 3) and the film (8).

As to claim 16, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package and a corresponding method, wherein in the encapsulating step, the encapsulating material (5) is injection-molded onto the plastic film (8) of the multi-layered sheet.

As to claim 17, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package and a corresponding method, wherein, in the encapsulating step, a runner is LED through a plurality of chips arranged on the multi-layered sheet (see col. 10, lines 7-12; and col. 8, lines 49-54).

As to claim 18, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package and a corresponding method, wherein the first and second chip connection regions (regions of elements 2 and 3) of the leadframe are short-circuited and grounded in the steps of mounting the semiconductor chip (1), connecting the

second contact area (12) and encapsulating the semiconductor chip (1).

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 4 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hohn et al (U.S. 6,066,861) in view of Shirai et al (U.S. 2005/0208789).

As to claims 4 and 14, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package, wherein the metal foil (2, 3) comprises a first chip connection region (region of element 2) and a second chip connection region (region of element 3), and in that the plastic film (8) has an opening in the regions arranged on these chip connection regions (regions of 2 and 3); wherein a leadframe (2, 3, 8) is provided and punched to a thin plastic film (8) for the electrical connection of the semiconductor chip.

Hohn et al does not disclose the plastic film has openings in the regions arranged on these chip connection regions.

Shirai et al discloses in figures 7 and 9 an apparatus comprising: an insulating film (10b) has openings in the regions of the leadframe arranged on these chip connection regions (see chip connection regions in figure 9). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the apparatus of Hohn et al

Art Unit: 2822

by having an insulating film which has the openings in the regions of the leadframe as taught by Shirai et al for electrically connecting the chips to the leadframe through the openings of the insulating film.

6. Claims 6-8 and 10-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hohn et al (U.S. 6,066,861).

As to claims 6, 8 and 10-11, As to claim 4, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package, wherein one of the preceding claims, characterized in that the luminescent diode (see col. 10, lines 7-12; and col. 8, lines 49-54).

Hohn et al does not disclose thickness of the metal foil is less than 80 μm, in particular between 30 μm and 60 μm inclusive; wherein the thickness of the plastic film is less than 80 μm, in particular between 30 μm and 60 μm inclusive; wherein the leadframe has footprint dimensions of approximately 0.5 mm x 1.0 mm or less; the luminescent diode has a total thickness of approximately 400 μm or less, preferably of approximately 350 μm or less. However, the dimension range for a metal foil or a leadframe; and a desired thickness range for a plastic film or a luminescent diode would have been obvious to an ordinary artisan practicing the invention because, absent evidence of disclosure of criticality for the range giving unexpected results, it is not inventive to discover optimal or workable ranges by routine experimentation. In re Aller, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). Furthermore, the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising therefrom. Where patentability is aid to be based upon particular

Art Unit: 2822

chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. See In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

As to claim 7, Hohn et al does not disclose the plastic film comprises an epoxy resin film. However, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify apparatus of Hohn et al by using epoxy resin film for forming a plastic film for providing a good thermally insulating layer, since it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended used as a matter of obvious design choice. In re Leshin, 125 USPQ 416.

7. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hohn et al (U.S. 6,066,861) in view of Fjelstad (U.S. 6,093,584).

As to claim 19, Hohn et al discloses in figure 3 a surface-mountable miniature luminescent diode and/or photodiode with a chip package and a corresponding method, wherein plurality of chips arranged on the multi-layered sheet (2, 3) is capable of testing for their functional capability after the encapsulating step (5).

Hohn et al does not disclose the apparatus comprising a plurality of chips arranged in the leadframe and wherein the individual chips are electrically isolated when they are mounted.

Fjelstad discloses in figures 1A-1G-1 an apparatus comprising a plurality of chips (121, 120) arranged in the leadframe (102) and wherein the individual chips (121, 120) are electrically isolated when they are mounted (see figure 1G-1). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the apparatus

Application/Control Number: 10/519,347

Art Unit: 2822

Page 8

of Hohn et al by providing a plurality of individual chips for the purpose of producing/making a

plurality of semiconductor devices/packages.

**Contact Information** 

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Thanh Y. Tran whose telephone number is (571) 272-2110. The

examiner can normally be reached on M-F (9-6:30pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Zandra Smith, can be reached on 571-272-2429. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

**TYT** 

Zandra V. Smith

Supervisory Patent Examiner

2 April 2007